
61
XMEGA A [MANUAL]
8077I–AVR–11/2012
Notes:
1.
For DAC only, channel 0 and 1 exists and can be used as triggers.
2.
Channel 4 equals ADC channel 0 to 3 all together.
Note:
1.
CC channel C and D triggers are available only for timer/counters 0.
0xAA
SPIF
SPI F DMA trigger value
0xAB
USARTF0
USART F0 DMA triggers base value
0xAE
USARTF1
USART F1 DMA triggers base value
Table 5-10. DMA trigger source offset values for event system triggers.
TRGSRC Offset Value
Group Configuration
Description
+0x00
CH0
Event channel 0
+0x01
CH1
Event channel 1
+0x02
CH2
Event channel 2
Table 5-11.
DMA trigger source offset values for DAC and ADC triggers.
TRGSRC offset value
Group Configuration
Description
+0x00
CH0
ADC/DAC channel 0
+0x01
CH1
ADC/DAC channel 1
+0x02
ADC channel 2
+0x03
CH3
ADC channel 3
+0x04
ADC channel 0, 1, 2, 3
Table 5-12. DMA trigger source offset values for timer/ counter triggers.
TRGSRC Offset Value
Group Configuration
Description
+0x00
OVF
Overflow/underflow
+0x01
ERR
Error
+0x02
CCA
Compare or capture channel A
+0x03
CCB
Compare or capture channel B
+0x04
Compare or capture channel C
+0x05
Compare or capture channel D
Table 5-13. DMA trigger source offset values for USART triggers.
TRGSRC Offset Value
Group Configuration
Description
0x00
RXC
Receive complete
0x01
DRE
Data register empty
TRIGSRC Base Value
Group Configuration
Description